Your career compass awaits
Create a free account to unlock
- ✓ See how you match this role
- ✓ AI resume tailored to this specific job
- ✓ Inside Track Companion — find your insider contact
- ✓ Skills gap analysis and upskill plan
- ✓ Interview prep kit for this role
- ✓ Relocation concierge — salary, tax, cost of living
Free — no credit card required
About the Company
Unlocking the power of your technology Founded in 2011, Kandou is the innovative leader in high-speed, energy efficient, chip-to-chip link solutions critical to the evolution of the electronics industry. Kandou enables a better-connected world by offering disruptive technology through licensing and standard products that empower the devices we use every day to become smaller, more energy efficient and more cost effective. Kandou has a strong IP portfolio that includes Chord signaling, which has been adopted into industry specifications by JEDEC and the OIF. These innovations and implementations deliver a fundamental advance in interconnect technology that lowers the power consumed and improves the performance of chip links, unlocking new capabilities for customer devices and systems. Kandou is a fabless semiconductor company headquartered in Lausanne, Switzerland with offices in Europe, North America and Asia. Semiconductor Manufacturing Specialties: High-speed interconnects, Energy-efficient chip communication, Semiconductor IP licensing, Data center connectivity, Standard products
Responsibilities
- ● Lead DFT activity for the next generation products
- ● Driving the DFT architectures, methodologies and tool flows for complex multi-million gate designs with Analog/high bandwidth SerDes, DDR, PCIe designs
- ● Closely working with Physical implementation team to define timing constraints in test modes and helping to converge for successful tapeout
- ● Good understanding of ATE, knowledge of probe and final test bring up debug issues and drive the test engineering team for successful Silicon bring up and test program development
- ● Define the test plan by closely working with the design teams and drive the pattern development of functional/structural tests for final/wafer test program
- ● Closely working with the cross functional teams to bring up device qualification solution for HTOL
- ● Drive lab bench silicon debug to understand ATE bring up issues
Requirements
- ● Excellent communication skills, and strong team player with can do type of attitude
- ● Mentoring the team members
- ● Excellent debugging skills
- ● Process oriented to drive automation to help increase productivity and quality
- ● + years of DFT experience including architecture specification, implementation, test pattern development, and simulation
- ● Proven track record of delivering DFT solution to complex designs
- ● Strong debug capabilities in simulating patterns with timing
- ● Good knowledge of System Verilog
- ● Bachelor of Engineering in Electronics and Electrical Engineering, Computer Engineering or similar fields (equivalent or higher)
Confirm Application
Are you applying to ?
We'll track this in your dashboard as Applied.
Saving to your tracker…
Stand out: message someone at Kandou AI.
A short, personal note to a recruiter can get your application looked at sooner.
⚡ Full Resume Sandbox Canvas